1. Using artificial intelligence techniques to accelerate computer architectures and parallel runtime systems.
2. Accelerating artificial intelligence workloads by using techniques like approximate or large scale computing.
The work will be carried out in close collaboration with top IT companies and research institutions.
Key Duties
- Define a low-power System-on-Chip architecture targeting Exascale.
- Implement new critical building blocks (IPs) and provide a blueprint for its first generation implementation on an FPGA.
- Deliver initial proof-of-concept demonstration of its critical components on real life applications.
- Explore the reuse of the building blocks to serve other markets than HPC, with methodologies enabling a better time-predictability, especially for mixed-critical applications where guaranteed execution & response times are crucial.
Termini per aplicar: Dimecres, 30 Novembre, 2022
Més entrades de Beques
Cap comentari:
Publica un comentari a l'entrada